In this paper we present a coarse grain CDFG (ControVData Flow Graph) model suitable for hardwarehftware partitioning of single processes and demonstrate how it is necessary to perform various transformations on the graph structure before partitioning in order to achieve a structure that allows for accurate estimation of communication overhead between nodes mapped to different processors. In particular, we demonstrate how various transformations of control structures can lead to a more accurate communication analysis and more efficient implementations. The purpose of the transformations is to obtain a CDFG structure that is sufficiently fine grained as to support a correct communication analysis but not more fine grained than necessary as this will increase partitioning and analysis time.
Introduction
In this paper we focus on communication analysis for hardware/software partitioning of control-intensive applications that are specified using hierarchy, functions, conditionals and loops. In particular, we focus on the structures that implement control, i.e. conditionals and loops. These structures are used to duect the flow of data between functional elements according to the values of test variables. As communication overhead is an important factor to consider during hardwardsoftware partitioning [4][5], the mapping of these structures is thus important to analyze and optimize. The presented CDFG model supports the exploration of various implementation alternatives for these structures through conditional and loop transformations which will be demonstrated in the following. Furthermore, it supports communication analysis for cross hierarchy communication through hierarchical expunsion and for function calls through virtual function expansion. Virtual function expansion is only described briefly in this paper. The purpose of the transformations is to obtain aCDFG structure that is sufficiently fine grained as to support a correct Communication analysis but not more fine grained than necessary as this will increase partitioning and analysis time.
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Hierarchical expansion
Hierarchy is introduced by letting hierarchical nodes (those marked with an asterisk in table 1) reference a CDFG. The node H in figure 1A is such a hierarchical node. We use double circles in figures to denote hierarchical nodes. All subgraphs of hierarchical nodes are polar graphs as shown in figure 1B. D4 and D5 are DFGs and FB is a full branch node whose sub-CDFG is not shown. We see that the hierarchical node H in figure 1A is fed by three nodes and feeds two nodes itself. The hierarchy CDFG of a hierarchical node always contains a hierarchy input node Hi and a hierarchy output node Ho. These nodes act as an interface to the hierarchy and as placeholders for the variables that go in and out of the hierarchy*. The write set of the Hi node equals the set of variables that are read from outer hierarchies. The read set of the Ho node equals the set of variables that are written to outer hierarchies. We assume that every variable that is produced in a CDFG is unique with respect to its name throughout the whole CDFG, i.e. throughout all hierarchy levels of the CDFG.
As mentioned in [7] , one of the first steps in the codesign process is to determine the granularity of the functional specification that partitioning operates on. This can be done in a number of ways [3][6][7], the simplest being hierarchical grunulariry selection [6] where we for each hierarchical node determine whether it should be regarded as a granule (i.e. atomic function which is not split across processors) or whether we should replace the hierarchical node with the contents of the hierarchy and thus make the input specification more fine grained. Our graph structure supports communication analysis for both cases. If the hierarchical node H is to he regarded as a granule itself, we simply use the input-and output hyper edges shown in figure 1A for communication analysis for a particular processor mapping of the node H. If the contents of the hierarchy is to be regarded as granules, we perform hierarchical expansion in order to be able to perform a correct data dependency analysis for a particular mapping of the nodes inside and outside of the hierarchy to different processors. This is shown in figure 2 where the hierarchical node H, corresponding to the hierarchy in figure lB, is expanded into its surrounding CDFG. The expansion is a one-level expansion as the full branch within the CDFG of node H is not expanded, but of course expansion can be multi level. Note that when performing hierarchical expansion, the Hi and Ho nodes are eliminated and hyper edges are regenerated so that we can analyze the (rue dependencies between the nodes inside the hierarchy and the nodes outside the hierarchy. In the example, D5 and D7 are placed in hardware while the rest of the nodes are placed in software. This expansion, for example, allows us to see that even though D7 reads three variables, {f,i,j}, it only needs to have two variables {f,i} transferred across the hardware/software boundary.
Note that it is legal for the same variable to be present on several edges when more than one node reads the variable, as it is the case for the variables b and f in the figure. When several nodes that read such a shared variable are mapped to another processor than the producing node is mapped to, there are several possibilities for scheduling the corresponding edges. If dynamic memory storage on the receiving processor allows it, the variable needs only be transferred once, for the first scheduled node (D5, for the variable f). For subsequent edges that contain the variable (the one from D4 to D7 for f), such an already transferred variable can be removed from variable set of each edge which decreases the communication time of the edges and possibly allows snbsequent nodes (D7 for f) to be scheduled earlier. If memory storage on the receiving processor is limited and memory storage on the transmitting processor allows it, the variable can be stored temporarily on the transmitting processor, retransmitted each time it is needed by a receiving node and freed when the last receiving node has been scheduled. Determining the optimal timekpace mapping of shared variables can be done by introducing variable duplicator nodes whose mapping and scheduling in effect determine in which time slots the variables are :stored on which processors. This is left to future work.
Branches
Branches or conditional structures are introduced by using full branch, branch body 1, branch body 2, branch split and branch merge nodes. A full branch hierarchical node is used to encapsulate the whole branch. The basic structure of a conditional is shown in figure 3. The BS node is a branch split node that duplicates its input variables and sends them to either B1 or 82, depending on the value of the test variable (t in the figure). The BM node is a branch merge node that selects the output variables from either B1 or 82, also depending on-the value of the test variable, and outputs ihe corresponding branch output variables. The test variable is identified by the tvar field of the BS and BM nodes. A test polarity parameter (tpol) of the BS and BM nodes spec:ifies wbicb of the branches that is taken if the test variable is true. If the test polarity is true, 81 is taken, otherwise 82. In order to keep track of how input variables map to output variables of the BS and BM nodes, we use the brnapl and bmap2 variable maps which define the mappings for B1 and EI2, respectively. In the examples we have used the intuitive mapping that a variable named x outside of a branch maps to the variable XI in 61 and to x2 in 82.
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Transformation for unshared variables
In figure 4A we see that the (copies of the) variables {a,b} are used solely by B1 and {d,e} solely by B23. If the branch is implemented using only a single BS node, such variables must be led through the BS node which may be very inefficient, depending on the mapping of the BS node. Figure 4B shows a transformation that allows such variables to be communicated directly from the= producing node to the branch they are used in. Here we have expanded the branch into a surrounding hierarchy where D1 supplies the {a,b} variables, D2 the {c} variable and D3 the {d,e} variables. The branch test variable is disregarded in the rest ofthis section. In figure 4A , we have assumed that the branch has been constructed in such a way that all variables read within the branch are led through the branch split node. In figure 4B , a repeater node is added for each of the source nodes of the branch split node that produces variables that are only read by one of the branches. These repeater nodes are called R1 and R2 in the figure.
A repeater node copies its input variables to its output variables (according to the rmap variable map) if the value of the repeater test variable (War) is equal to the value of its polarity field (tpol). Otherwise it absorbs its input variables.
Repeater nodes for 81 must have the same polarity as the branch split node and repeater nodes for 82 must have opposite pokirity4. Assume that we know that the left branch 61 is taken so that the BS node does not communicate variables to 82. In the un-transformed case in figure 4A , communication analysis shows that six variables cross the hardwardsoftware boundary because it is not recognized that {a,b} can he communicated directly from D l to 81. In the transformed case in figure 4B , only two variables cross the hardware/software boundary.
We find that a similar transformation is not needed for the branch merge node because the two branches produce equivalent sets of output variables.
Note that the B1 and 82 nodes are regarded as granules in this example. If granularity selection has determined that they should be expanded, this expansion must be performed before the branch optimization so that repeater nodes are unused variables {dl ,el .a2,b2} ace assumed to be absorbed wiUlin the BS node. h d d , assuring this far all unused vsdables ia anoUlu mnfomtion fhaf we perform but which is no1 shown here.
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Transformation for shared variables
This section describes a transformation for those variables that are read by (and produced by) both branches, like c in figure 4. Consider the branch structure in figure 5 . Here the variables {a,b,c,d} are read by both branches. With the given structnre, it is not recognized that the (copies of the) vanables {a,b} can be led directly from D1 to B1 and that the (copies of the) variables {c,d} can be led directly from D2 to 82. If we assume again that the left branch B1 is taken, we see for the structure in figure 5A that 9 variables must be moved across the hardware/software boundary. In figure 5B , the BS and BM nodes have been split and communication analysis now shows that only three variables { c l ,dl ,gl] have to be moved across the boundary. Notice how the f and g output variables are now led directly to D3 and D4.
Splitting of the BS node must be performed for each of its source nodes that produces at least one variable that is read by both branches. Such a source node may also produce variables that are only read by one of the branches. Such variables are still transferred to the original branch split node or to a repeater node, as described in section 3.2.1.
Splitting of the BM node is currently performed for each of its sink nodes. If, however, several sink nodes share variables in their read sets, this leads to several branch merge nodes that produce the same variable. Either, one of these branch merge nodes must be selected as the sole producer of such a variable, or the produced vanables must be renamed, as we do not support two nodes producing the same variable. We use the last strategy.
Loops
We use the structure shown in figure 6 to represent a full loop. LB IS the loop body that also produces the loop test variable t. The loop is a REPEAT UNTIL loop5 that executes LB until the value of the test variable t is false. LE is a multiplexer that initially, when t is false, directs the input variables of the full loop, {aO,bO,cO}, to LB. When t becomes true, it directs the output variables from the U( node, {a3,b3,c3}, back into LB. A false token is assumed to have been placed on the t edge of all LE nodes before execution of the graph as to ensure that the loops start when they r e ceive their first input variables. LX is also a multiplexer that directs its input variables {a2,bZ,cZ) back to LE as long as t is true and out of the loop (to Ho in the figure) when t becomes false.
We perform the single LE/LX node split transformation shown in figure I in order to obtain a loop structure that allows us to analyze communication between nodes within the loop more accurately. This transformation is performed with respect to the nodes within the loop as these nodes may communicate a large number of times with the LE/LX nodes while nodes outside of the loop only communicate one time with the LE/LX nodes. The splitting is performed by producing one LE node for each of the sink nodes of the original LE node and one LX node for each of the source nodes of the original LX node. It may be the case that several nodes within the loop read the same variable from the original LE node, thus causing several LE nodes that produce the same variable to be generated. This is currently handled the same way as described in section 3.2.2, i.e. by variable renaming. Figure 7B shows the resulting loop structure in which it is apparent that only t needs to be transferred across the bardware/software boundary for the given mapping. In figure 7A, we haye that five vaiables must be transferred between hardware and software for each loop iteration.
Transformation of the full graph
In order to obtain the full CDFG structure on which partitioning and analysis is to be performed, we first perform a recursive hierarchical expansion of all hierarchical nodes that should be expanded according to granularity selection. This expansion includes a CDFG wide regeneration of hyper edges. Thereafter, the branch and loop transformations described in the previous sections are performed for each loop and branch structure. Furthermore, we perform so-called virtual expansion of functims where each function call is fully expanded, i.e. (recursively) replaced with a copy of the function implementation CDFG. During this expansion, formal parameters of the function are recursively replaced with actual parameters (yielding new names for variables on input and output edges of the function graph) and internal edge names of the CDFG made unique (as to avoid collision with other virtually expanded instances of the same function), so that a correct data dependency analysis can be performed with respect to nodes that feed the function call and nodes within the function. Function expansion is denoted virtual as it is only performed in order to analyze communication correctly, not for mapping nodes of functions to processors (i.e. we do not assume inlining of functions). Mapping of the nodes of a function graph is performed only once, and this mapping is retained for each of the nodes of each virtually expanded instance of the function.
Conclusion
We have presented a coarse grain CDFG format that is useful for performing hardware/software partitioning of control intensive processes. We have shown that loop and conditional structures can be specified at different levels of granularity and that it is important to choose the right granularity in order to be able to perfoim a correct communication analysis and an efficient exploration of implementation alternatives for these structures. We have developed a tool that can translate a VHDL process i.nto this CDFG format and which can perform the transformations described above. Future work includes integrating this with hardwarehoftware partitioning and communication estimation in the LYCOS [6] co-synthesis system.
